Turkish Journal of Computer and Mathematics Education
Journal license

Journal

Turkish Journal of Computer and Mathematics Education


Volume
& Issue

Volume 12, Issue 3


Published
on

April 5, 2021


Pages

5720-5725


DOI

Article

Low-Power CMOS 1-Bit Full Adder using FPGA KIT & DSM Technology


Authors

A.s Keerthi Nayani* Affiliation:
Assistant professor, ECE Dept, Matrusri Engineering College, Hyderabad, India
, Shaik Fairooz Affiliation:
Associate Professor, ECE Dept, Malla Reddy Engineering College (Autonomous), Maisammaguda, Secunderabad, India
, Gandham Venkata Subbaiah Affiliation:
Assistant Professor, ECE Dept, Siddhartha Engineering College, Vijayawada, Andhra Pradesh, India
, B. Rajeshwari Affiliation:
Assistant Professor, ECE Dept, Vignana Bharathi Institute of Technology, Hyderabad, India
and Dayadi Lakshmaiah Affiliation:
Professor, ECE Dept, Sri Indu Institute of Engineering and Technology, Hyderabad, India


Abstract

The aspire of the manuscript is to apply a 14T Full adder unit, so as to make use of low power by means of XOR and XNOR gate. The 4-bit binary adder is constructed in ripple carry adder arrangement. It has been designed for low power utilization in reducing the number of transistors. The power utilization can be reduced by 49% with proposed FA compared to regular FA. All simulation results have been carried out with 32 nm CMOS technology. The simulation outcome of 1-bit adder proposed FA shows that the proposed FA has low power utilization. The hardware implementation of 14T FA is done with Deep Submicron Technology.


Keywords

FA, XOR, XNOR, FPGA


Citation

Nayani, A. K., Fairooz, S., Subbaiah, G. V., Rajeshwari, B., & Lakshmaiah, D. (2021). Low-power CMOS 1-Bit full adder using FPGA KIT & DSM technology. Turkish Journal of Computer and Mathematics Education, 12(3), 5720–5725.

Published by: Engineering Journals

Engineering Journals Logo